FPGA Developer (f/m/x)
ZEISS sucht: FPGA Developer (f/m/x). Die Stelle ist als Vollzeit ausgeschrieben. veröffentlicht am 10.08.2026.
- Arbeitgeber
- ZEISS
- Beschäftigungsart
- Vollzeit
- Veröffentlicht
- 10.08.2026
Aufgaben und Anforderungen: FPGA Developer (f/m/x) bei ZEISS
Step out of your comfort zone, excel and redefine the limits of what is possible. That's just what our employees are doing every single day – in order to set the pace through our innovations and enable outstanding achievements. After all, behind every successful company are many great fascinating people.In a spacious modern setting full of opportunities for further development, ZEISS employees work in a place where expert knowledge and team spirit reign supreme. All of this is supported by a special ownership structure and the long-term goal of the Carl Zeiss Foundation: to bring science and society into the future together.
Join us today. Inspire people tomorrow.
Diversity is a part of ZEISS. We look forward to receiving your application regardless of gender, nationality, ethnic and social origin, religion, philosophy of life, disability, age, sexual orientation or identity.
Apply now! It takes less than 10 minutes.
Aufgaben Your Role:
-
Design and implement FPGA-based digital logic using hardware description languages such as VHDL or Verilog
-
Develop and integrate FPGA modules, including custom IP cores, communication interfaces, and control logic
-
Analyse system requirements and translate them into efficient and maintainable FPGA realisations
-
Perform functional simulation, timing analysis, verification, and validation of FPGA designs
-
Debug and troubleshoot FPGA implementations using simulation and hardware debugging tools
-
Optimise FPGA designs for timing closure, resource utilisation, power consumption, and performance
-
Implement and verify high-speed interfaces and protocols such as PCIe, Ethernet, and memory interfaces
-
Collaborate with FPGA architects, hardware engineers, software developers, and system architects to ensure seamless system integration
-
Create and maintain technical documentation, including design specifications, interface descriptions, test plans, and verification reports
-
Participate in design reviews and contribute to reusable FPGA platforms, coding standards, and development best practices
-
Actively share knowledge and support the continuous improvement of FPGA development methodologies, tools, and workflows
Profil
-
Successfully completed studies in electrical engineering, computer engineering, communications engineering, computer science, or a comparable field
-
Solid experience in FPGA development using VHDL and/or Verilog
-
Strong understanding of digital design principles, FPGA architectures, synchronous systems, and clock domain crossing concepts
-
Experience with FPGA development environments such as Xilinx Vivado, Intel Quartus, or similar toolchains
-
Knowledge of simulation and verification methodologies using tools such as ModelSim, QuestaSim, OSVVM, or UVM
-
Experience with timing analysis, timing closure, debugging, and performance optimisation of FPGA designs
-
Familiarity with high-speed communication interfaces and protocols such as PCIe, Ethernet, DDR, or comparable technologies
-
Understanding of system integration and collaboration within interdisciplinary hardware and software development teams
-
Strong analytical and problem-solving skills combined with a structured and quality-oriented working style
-
High level of initiative, ownership, and commitment to delivering reliable FPGA solutions
-
Excellent teamwork and communication skills
-
Proficiency in German and English, both written and spoken
-
Enthusiasm for developing innovative solutions in a high-tech environment
Wir bieten WEFS1_DE
Herkunft dieser Stellenanzeige
Diese Stellenanzeige wurde von stepstone übernommen und erscheint auf Talents & Jobs. Die ursprüngliche Ausschreibung steht unter https://www.stepstone.de/stellenangebote----20260810---14385121-inline.html?cid=partner_webfeinschliff___Y&adjust_t=1bbth7ql_1bjy99sm&adjust_campaign=partner_webfeinschliff___Y.